Clean Version of Pending Claims

O 1 P E VC 1 S 1 9 2003 S

5

STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES
Applicant: Kie Y. Ahn et al.

Serial No.: 09/943,324

Claims <u>33-40 and 55-86</u>, as of February 12, 2002 (date response to Final Office Action filed w/RCE).

(Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor having a source and a drain region in the substrate separated by a charinel region in the substrate, wherein the first transistor includes a dielectric layer of a first thickness, including a top layer which exhibits a high resistance to oxidation at high temperatures, separating a gate from the channel region; and

a second transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the second transistor includes a dielectric layer of second thickness different from the first thickness, separating a gate from the channel region.

The structure of claim **3**, wherein the first transistor is a transistor for the logic device and the second transistor is a transistor for the memory device.

The structure of claim 3, wherein the first transistor having a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers.

The structure of claim 3, wherein the first transistor having a dielectric layer of a first thickness includes a bottom layer of silicon dioxide (SiO₂) and a top layer of silicon nitride (Si₃N₄).

The structure of claim 36, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

The structure of claim 3, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

The structure of claim 33, wherein the first transistor which includes a dielectric layer of a first thickness and having a top layer which exhibits a high resistance to oxidation at high temperatures includes a top layer of silicon nitride (Si₃N₄) which comprises approximately a third of the first thickness of the dielectric layer.

The structure of claim 25, wherein the first transistor which includes a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers, wherein the dielectric layer has a bottom layer of silicon dioxide (SiO₂), and wherein the top layer is silicon nitride (Si₃N₄).

(Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to oxidation at high temperatures; and a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

The structure of claim 55, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

The structure of claim 56, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO₂) and the top layer includes silicon nitride (Si₃N₄).

The structure of claim 56, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

The structure of claim 56, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

The structure of claim 55, wherein the top layer includes a top layer of silicon nitride (Si_3N_4) which comprises approximately a third of the first thickness of the first dielectric layer.

The structure of claim \$5, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

(Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);


a top layer which exhibits a high resistance to boron penetration at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

The structure of claim 2, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

The structure of claim 62, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO₂) and the top layer includes silicon nitride (Si₃N₄).

PENDING CLAIMS Docket No. 303.678US3 Micron Ref. No. 99-1065.02



The structure of claim 62, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

(Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride (Si_3N_4) top layer which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

12/

The structure of claim 67, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

13 1/

The structure of claim 67, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

24 21

76. The structure of claim 67, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

The structure of claim 67, wherein the silicon nitride (Si_3N_4) top layer includes a silicon nitride (Si_3N_4) top layer with a thickness of approximately a third of the first thickness of the first

dielectric layer.

21

The structure of claim, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

37

78. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer of approximately a third of the first thickness, which exhibits a high resistance oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

2 1

17

74. The structure of claim 75, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

29

2 1

76. The structure of claim 76, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

30

27

76. The structure of claim 73, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

3/

17

71. The structure of claim 73, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

32

%. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to oxidation at high temperatures; and a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

32

76. The structure of claim 76, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

34 34

The structure of claim 76, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

35" 32"

3/

M. The structure of claim 76, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

(Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride (Si_3N_4) top layer of approximately a third of the first thickness, which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

The structure of claim 22, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

PENDING CLAIMS Docket No. 303.678US3 Micron Ref. No. 99-1065.02

35

M. The structure of claim M, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

86. The structure of claim 82, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2) .

(Amended) A logic device and a memory device structure on a single substrate formed by the method comprising:

forming a pair of transistor channel regions on the single substrate;

forming a pair of gate oxides to a first thickness on the pair of channel regions;

wherein forming the pair of gate oxides to a first thickness includes forming the pair of gate oxides to a thickness of less than 5 nanometers (nm) by krypton plasma generated atomic oxygen at approximately 400 degrees Celsius;

forming a thin dielectric layer on one of the pair of gate oxides, wherein the thin dielectric layer exhibits resistance to oxidation at high temperatures; and forming the other of the pair of gate oxides to a second thickness different from the first thickness.

1

.37

CON